








Outputs	States							
	INIT (ST0)	ST1	ST2	ST3	ST4	ST5	ST6	ST7
Sw1	1	1	1	1	1	1	1	1
Sw2	1	1	1	1	1	1	1	1
Sw3	1	1	1	1	1	1	1	1
Sw4	0	0	0	0	0	0	0	0
DA[1..0]	01	10	00	10	01	01	10	10
DB[1..0]	10	10	10	10	10	10	10	00


Outputs	States							
	ST8							
Sw1	1							
Sw2	1							
Sw3	1							
Sw4	0							
DA[1..0]	01							
DB[1..0]	00							






State: ST6

Input	Next State
S6	ST3
S2	ST4
S6+S2	ST7




State: ST7

Input	Next State
S5	ST8
S1	




State: ST8

Input	Next State
S6	ST9




State: ST9

Input	Next State



State: ST10

Input	Next State



State: ST11

Input	Next State